

<b>Notice of References Cited</b>	Application/Control No. 10/784,125		Applicant(s)/Patent Under Reexamination KOSLOW ET AL.	
	Examiner Mary C. Jacob		Art Unit 2123	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,182,258	01-2001	Hollander, Yoav	714/739
*	B	US-6,466,898	10-2002	Chan, Terence	703/17
*	C	US-7,146,300	12-2006	Zammit et al.	703/13
*	D	US-7,058,562	06-2006	Powell, Edward W.	703/22
*	E	US-7,035,781	04-2006	Flake et al.	703/14
*	F	US-6,581,191	06-2003	Schubert et al.	716/4
*	G	US-6,263,303	07-2001	Yu et al.	703/19
*	H	US-6,226,780	05-2001	Bahra et al.	716/18
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Martinolle et al, "A.Procedural Language Interface for VHDL", Proceedings of the Verilog HDL Conference and VHDL International Users Forum, 1998, pages 32-38
	V	McKinney, Michael, "Integrating Perl, Tcl and C++ into Simulation-Based ASIC Verification Environments", Proceedings of the 6th IEEE International High-Level Design Validation and Test Workshop, 2001, pages 19-24
	W	Bombana et al, "SystemC-VHDL Co-Simulation and Synthesis in the HW Domain", Design, Automation and Test in Europe Conference and Exhibition, 2003, pages 101-105
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.